

TX-0 COMPUTER
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
CAMBRIDGE 39, MASSACHUSETTS

M-5001-29

THE FUTURE TX-0 INSTRUCTION CODE

September 23, 1960

I. ABBREVIATIONS

AC : Accumulator
 LR : Live Register
 PC : Program Counter
 MBR : Memory Buffer Register
 PERT : PhotoElectric Tape Reader
 TAC : Toggle Switch Accumulator
 TRR : Toggle Switch Buffer Register
 LP1 : Light Pen FF
 LP2 : Light Gun FF

$C(AC)$: "Contents of AC"
 \rightarrow : "Replaces"

\bar{X} : Complement of X:

X	\bar{X}
0	1
1	0

\cap : Intersect; and; logical product.
 \cup : Union; inclusive or; logical sum.
 \wedge : Partial add; inequivalence; exclusive or,

mod n: Modulo n : $y = x \text{ mod } n$ means $x = kn + y$ for some integer k , $0 \leq k < n - 1$.

x	y	$x \cap y$	$x \cup y$	$x \wedge y$
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

II. ADDRESSABLE OPERATIONS

(A) STORE CLASS

INSTRUCTION	OCTAL VALUES	OPERATION	SYMBOLIC DIRECTIVE
SGC y	000000 + y	Store	$C(AC) \rightarrow C(y)$
		Place the contents of AC in register y. The previous contents of y are destroyed. Contents of AC remain unchanged.	
SIX y	020000 + y	Store AC, Indexed	$C(AC) \rightarrow C(z)$ $z = y + C(XR)$
		Form an effective address, z, by adding * of XR to y.	
SIX y	040000 + y	Store Index in Address	$C(XR)_{S-17} \rightarrow C(y)_{S-17}$
		Store the digits of the index register in the address portion of register y. The sign of XR is ignored. The contents of XR are unchanged. Bits 0 through 4 of register y are unchanged.	
ADD y	060000 + y	Add One **	$C(y) + 1 = C(y)$ $C(y) + 1 = C(y)$ etc
		Add one to the contents of memory register y and leave the result in the accumulator and register y.	
SIR y	100000 + y	Store IR Register	$C(IR) \rightarrow C(y)$
		The contents of IR are placed in register y. The previous contents of y are destroyed. Contents of IR are unchanged.	
SIX y	120000 + y	Store IR, Indexed. (See SIX)	$C(IR) \rightarrow C(z)$

* One's complement addition of 14-bit quantities.

** One's complement addition of 18-bit quantities.

DATA PROCESSING

(1) ADDITION

OPERANDS	OPCODE	OPERATION	RESULTING ADDRESS
ADD y	000000 + y	Add the contents of register y to IR. Contents of y are unchanged.	C(y) + C(IR)-C(y)
ADX y	200000 + y	Add, Indexed. (See ADY)	C(y) + C(ADY)-C(y)
ADI y	240000 + y	Load Index Load the index register from bit 0 and bits 5 through 17 of register y. The contents of y are unchanged. This instruction places the signed contents of memory register in the index register. The generated bit sequence is given in the example at IR, where $\{0, 1\} \leq a^j = 1$.	C(y) + C(ADI)-C(y)
ADL y	260000 + y	Increment Index The contents of memory register y are added to IR. The fourteen bit number added consists of bit 0 and bits 5 through 17 of register y.	C(y) + C(ADI) + C(IR) - C(IR)
LDI y	300000 + y	Load Index Register The contents of register y replace the previous contents of IR. Contents of y are unchanged. Previous contents of IR are destroyed.	C(y)-C(IR)
LDL y	320000 + y	Load IR, Indexed (See LDY)	C(y)-C(IR)

* One's complement addition of 16-bit quantities.

** One's complement addition of 18-bit quantities.

II. INSTRUCTION CODES

(C) ARITHMETIC OPER.

INSTRN	OPCODE	OPERATION	CONDITIONS AND EFFECTS	NOTES
ADD y	00000 + y	Register x plus Register y .	$C(x) = 1$ $C(y) = 0$	Never
		If the AC bit of x is one, take next instruction from register y . Otherwise, take next instruction in sequence.		
MUL y	00000 + y	Transfer in Register x .	$C(x) = 0$ $C(y) = 0$	Never
		If the contents of the accumulator are either plus zero or minus zero, the next instruction is taken from regis- ter y . If the accumulator contents are not plus or minus zero, the next in- struction in sequence will be executed.		
NOT y	00000 + y	Transfer and Ret. Index	Always	Never
		The next instruction is taken from register y and the address of the register following the NOT instruction is passed to the index register.	$C(XR) \leftarrow 1$ $C(XR) \leftarrow 0$	
MUL y	00000 + y	Transfer and Index	$C(XR) \neq 0$ and $C(XR) \neq 1$	Never
		If the index register contains plus or minus zero, perform the next instruction in sequence without changing the contents of the index register. If the index register contains a negative number, its contents are reduced by one and the next instruction is taken from register y . If the index register contains a non-zero negative number, its contents are increased by one and the next instruction is taken from register y . A zero result will have the same sign as the initial contents of the index register.	$\begin{cases} \text{if } C(XR)_b = 1, \\ \quad C(XR) \leftarrow 0 \\ \quad C(XR) \leftarrow 1 \end{cases}$ $\begin{cases} \text{if } C(XR)_b = 0, \\ \quad [-C(XR)_b] \rightarrow C(XR) \end{cases}$	
TRP y	00000 + y	Transfer	Always	Never
		The next instruction is taken from register y .		
PRP y	00000 + y	Transfer. Indexed. (See 65W)	Always $z \rightarrow C(XR)$	Never

272 - OVERAGE CLASS COMMANDS

(A) MICRO ORDER CHART

Instruction bits

	2	3	9	10	11	12	13	24	15	16	17
cycle time single zero	?	1 AMB									
cycle time single zero	?	1 AMB									
In - Out Seq											
2											
3											
4			0 MBL	1	X				0	1	1
5								1 PDL			
6			1 SER	0	0						
7			1 CTR	1	0						
8											

X = Bit may be either zero or one

$$\frac{d}{dt} \left(\frac{\partial \mathcal{L}}{\partial \dot{x}_i} \right) = \sum_{j=1}^n \frac{\partial^2 \mathcal{L}}{\partial x_i \partial x_j} \dot{x}_j + \frac{\partial \mathcal{L}}{\partial x_i} - \sum_{j=1}^n \frac{\partial^2 \mathcal{L}}{\partial x_i \partial x_j} \ddot{x}_j = \sum_{j=1}^n \frac{\partial^2 \mathcal{L}}{\partial x_i \partial x_j} \dot{x}_j + \frac{\partial \mathcal{L}}{\partial x_i} - \sum_{j=1}^n \frac{\partial^2 \mathcal{L}}{\partial x_i \partial x_j} \ddot{x}_j$$

1960) and (1961) and (1962).

--

“Allah SWT yang selalu memberi ciptaan dan karya bagi umat manusia agar mereka dapat menggunakannya dengan baik dan benar.”

¹⁴ See also *Anglo-American International Law* (1910), pp. 10-11.

III. OPERATE CLASS COMMANDS
(c) MICRO-ORDERS

MNEMONIC	ACTION	SYMBOLIC DESCRIPTION
CLA	<u>C</u> lear AC	$0 \rightarrow C(AC)$
AMB	transfer AC contents to MBR	$C(AC) \rightarrow C(MBR)$
IMB	transfer XR contents to MBR	$C(XR)$ bits 5-17 $\rightarrow C(MBR)$ bits 5-17. $C(XR)$ bit 0 $\rightarrow C(MBR)$ bits 0-4.
MIL	transfer MBR contents to LR	$C(MBR) \rightarrow C(LR)$
IMB	transfer LR contents to MBR. Note: IMB & MIL, if used simultaneously, interchange C(LR) and C(MBR).	$C(XR)$ ₅₋₁₇ $\rightarrow C(MBR)$ ₅₋₁₇ $C(XR)$ ₄ $\rightarrow C(MBR)$ ₀₋₄
MBX	transfer MBR contents to XR	$C(MBR)$ ₅₋₁₇ $\rightarrow C(XR)$ ₅₋₁₇ $E(MBR)$ ₀ $\rightarrow C(XR)$ ₄
CYR	<u>C</u> ycle AC contents Right one binary position. (AC bit 17 goes to AC bit 0)	$C(AC)$ _i $\rightarrow C(AC)$ _j $i = 0, 1, \dots, 17$ $j = (i+1) \bmod 18$
SHR	shift AC contents right one binary position (AC bit 0 is unchanged, bit 17 is lost)	$C(AC) \rightarrow C(AC)$ _i $\rightarrow C(AC)$ _{i+1} , $i = 0, 1, 2, \dots, 16$
ANB	<u>ANd</u> (logical product) LR contents into MBR.	$C(LR) \wedge C(MBR) \rightarrow C(MBR)$
ORB	<u>OR</u> (logical sum) LR contents into MBR.	$C(LR) \vee C(MBR) \rightarrow C(MBR)$
COM	<u>COmplement</u> AC	$\overline{C(AC)} \rightarrow C(AC)$
PAD	Partial <u>ADd</u> MBR to AC (for each MBR one, complement the corresponding AC bit.)	$C(MBR) \wedge C(AC) \rightarrow (AC)$
CRY	A <u>CarRY</u> digit is a ONE if in the next least significant digit, either AC = 0 and MBR = 1, or AC = 1 and carry digit = 1. The carry digits so determined are partial added to the AC by CRY. PAD and CRY used together give a full one's complement addition of C(MBR) to C(AC).	$CRY [C(AC), C(MBR)] = C(AC) \wedge C \rightarrow AC$. $c_i = [C(MBR)]_j \wedge \overline{C(AC)}_j$ $\quad \quad \quad \vee [C_j \wedge C(AC)]_j$ $i = 0, 1, \dots, 17$ $j = (i+1) \bmod 18$ $CRY [C(AC) \wedge C(MBR), C(MBR)]$ $\quad \quad \quad = C(AC) + C(MBR)$

III. OPERATE CLASS COMMANDS

(D) IN-OUT GROUP COMMANDS WHICH CAN BE USED WITH
MICRO-ORDERS SPECIFIED BY BITS 9-17.

OCTAL CODE	MNEMONIC	ACTION	CYCLE AND TIME PULSE
631000	CLL	Clear <u>Left</u> 9 bits of AC	0.6
632000	CIR	Clear <u>Right</u> 9 bits of AC	0.6
607000	SPT	Set Program <u>Flag</u> contents from MBR	1.6
606000	RPF	Read Program <u>Flag</u> contents into MBR. (inclusive or)	1.2
602000	TBR	transfer <u>TBR</u> contents to MBR. (inclusive or)	1.2
601000	TAC	transfer <u>TAC</u> ones to AC (inclusive or)	1.1
603000	PEN	set AC bit 0 from light <u>PEN</u> FF, and AC bit 1 from light gun FF. (FF's contain one if pen or gun saw displayed point). Then clear both light pen and light gun FF's.	1.1
620000	CPY	<u>CoPY</u> synchronizes transmission of information between in-out equipment and computer	**
621000	R1L	Read <u>ONE</u> Line of tape from PETR into AC bits 0, 3, 6, 9, 12, 15 with CYR before read	IOS
623000	R3L	Read <u>THREE</u> Lines of tape from PETR into AC bits 0, 3, 6, 9, 12, 15, with CYR before each read	IOS
622000	DIS	<u>DIS</u> play a point on scope (AC bits 0-8 specify X coordinate, AC bits 9-17 specify Y coordinate) NOTE: Scope coordinate (0,0) is at center of scope	IOS
626000	P6H	Punch one <u>SIX</u> -bit line of Flexo tape (without seventh hole) from AC bit 2, 5, 8, 11, 14, 17. NOTE: Lines without seventh hole are ignored by PEHR	IOS

OCTAL CODE	MNEMONIC	ACTION	TIME PULSE
627000	P7H	same as F6H, but with <u>SEVENTH</u> hole	10S
625000	TYP	read one character from on-line <u>TYPewriter</u> into LR bits 12 to 17.	10S
610000 through 617000	EX0 through EX7	operate user's <u>EXternal</u> equipment	10S
600000	NOP	perform <u>Go</u> in-out group <u>OPeration</u>	
630000	HLT	<u>Halt</u> the computer (chime sound).	1.8

IV. OPERATE CLASS INSTRUCTIONS

TO BE RECOGNIZED BY MACRO AND FLIT

MNEMONIC	OCTAL VALUE	OPERATION
opr	600000	No operation.
cll	631000	Clear left half of accumulator to zero.
clr	632000	Clear right half of accumulator.
cla	700000	Clear entire accumulator to +0.
clc	700040	Clear and complement: set accumulator to -0.
lro	600200	Clear live register to +0.
xro	600001	Clear index register to +0.
cal	700200	Clear accumulator and live register to +0.
cax	700201	Clear accumulator and index register to +0.
alr	640200	Place accumulator in live register.
alo	640220	ALR, then set AC to +0.
alc	640260	ALR, then set AC to -0.
axr	640001	Place accumulator in index register.
axo	640021	AXR, then set AC to +0.
axc	640061	AXR, then set AC to -0.
xlr	600300	Place index register in live register.
lac	700022	Place live register in accumulator.
lcc	700062	Place complement of live register in accumulator.
xac	700120	Place index register in accumulator.
xcc	700160	Place complement of index register in accumulator.
cyl	640030	Cycle accumulator left one place.
cyr	600600	Cycle accumulator right one place.
shr	600400	Shift accumulator right one place, bit 0 remains unchanged.
lal	700012	Place live register in accumulator cycled left once.
lar	700622	Place live register in accumulator cycled right once.
xal	700110	Place index register in accumulator cycled left once.
all	640230	Place accumulator in live register, then cycle AC left once.
alx	640031	Place accumulator in index register, then cycle AC left once.
ial	740222	Interchange accumulator and live register.
ixl	600303	Interchange index register and live register.
lad	600032	Add live register to accumulator.

MNEMONIC	OCTAL VALUE	OPERATION
xad	600130	Add index register to accumulator.
iad	640232	Interchange and add: accumulator is placed in the live register and the previous contents of the live register are added to it.
anl	640207	Logical <u>and</u> of AC and LR is placed in LR.
ano	740207	ANL, then clear AC.
apa	740027	Logical <u>and</u> of AC and IR is placed in AC.
orl	640205	Logical <u>or</u> of AC and IR is placed in IR.
oro	740205	ORL, then clear AC.
ora	740025	Logical <u>or</u> of AC and IR is placed in AC.
rxa	700322	Place IR in AC, then place XR in LR.
rax	640203	Place LR in XR, then place AC in IR.
lcd	600072	Contents of LR minus those of AC are placed in AC.
xcd	600170	Contents of XR minus those of AC are placed in AC.
cem	600040	Complement the accumulator.
lyd	600022	Logical <u>exclusive or</u> of AC and LR is placed in AC. (partial add)
cry	600012	Carry. Result of this operation is same as if contents of LR were added to <u>exclusive or</u> of AC and LR. Partial add and carry result in a full add.
tac	601000	Contents of test accumulator are <u>or</u> 'ed to those of AC.
tbr	602000	Contents of test buffer register are <u>or</u> 'ed to those of the memory buffer register.
pen	603000	Contents of pen flip-flops 1 and 2 replace contents of AC bits 0 and 1. Pen flip-flops are cleared.
rpf	706020	The program flag register is placed in the accumulator.
cpf	607000	The program flags are cleared.
cpy	620000	Transmits information between the live register and selected input-output unit.
rlc	721000	Read one line paper tape into accumulator bits 0, 3, etc.
r3c	723000	Read three lines of paper tape.
dis	622000	Display point on CRT corresponding to contents of AC.

Mnemonic	Octal Value	Operation
dso	662020	DIS, then clear accumulator.
prt	624000	Print one on-line flexo character from bits 2, 5, etc. of AC
put	624600	PBT, then cycle AC right once to set up another character.
pnc	664020	PBT then clear accumulator.
p6h	626000	Punch one line of paper tape 6 holes from bits 2, 5, etc. of AC then cycle right once.
p7h	627600	Same, but punch 7th hole.
p6s	726000	Clear accumulator and punch a line of blank tape.
p6b	766020	Punch a line of blank tape but save the accumulator.
hlt	630000	Stops computer
typ	625000	Read one character from on-line flexowriter into LR bits 12 through 17.
p6s	666020	p6h then clear AC.
p7s	667020	p7h then clear AC.